Abstract: This paper presents a 5GHz All-digital phase locked loop (ADPLL) using Digitally-controlled oscillator with NMOS shunt regulator. The key feature, NMOS array embedded parallel to the core ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results